Contents filter
File Package Branch Repository Architecture
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/picosoc/performance.png py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/picosoc/performance.py py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/picosoc/picosoc.core py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/picosoc/picosoc.v py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/picosoc/sections.lds py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/picosoc/simpleuart.v py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/picosoc/spiflash.core py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/picosoc/spiflash.v py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/picosoc/spiflash_tb.v py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/picosoc/spimemio.v py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/picosoc/start.s py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/csmith/.gitignore py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/csmith/Makefile py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/csmith/riscv-isa-sim.diff py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/csmith/start.S py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/csmith/syscalls.c py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/csmith/testbench.cc py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/csmith/testbench.v py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/cxxdemo/.gitignore py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/cxxdemo/Makefile py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/cxxdemo/firmware.cc py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/cxxdemo/hex8tohex32.py py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/cxxdemo/start.S py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/cxxdemo/start.ld py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/cxxdemo/syscalls.c py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/cxxdemo/testbench.v py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/icestorm/.gitignore py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/icestorm/Makefile py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/icestorm/example.pcf py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/icestorm/example.v py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/icestorm/example_tb.v py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/icestorm/firmware.S py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/icestorm/firmware.c py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/icestorm/firmware.lds py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/icestorm/readme.md py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/presyn/.gitignore py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/presyn/Makefile py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/presyn/README py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/presyn/firmware.S py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/presyn/firmware.c py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/presyn/firmware.lds py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/presyn/picorv32_presyn.ys py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/presyn/picorv32_regs.txt py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/presyn/testbench.v py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/quartus/.gitignore py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/quartus/Makefile py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/quartus/firmware.S py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/quartus/firmware.c py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/quartus/firmware.lds py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64
/usr/lib/python3.12/site-packages/pythondata_cpu_picorv32/verilog/scripts/quartus/synth_area.sdc py3-litex-hub-pythondata-cpu-picorv32 edge testing aarch64