Contents filter
File Package Branch Repository Architecture
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/images/image_sources/Events_PCCR_PCMR_and_PCER.odg py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/images/image_sources/debug_halted.tim py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/images/image_sources/debug_running.tim py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/images/image_sources/load_event.tim py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/images/image_sources/obi_data_back_to_back.tim py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/images/image_sources/obi_data_basic.tim py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/images/image_sources/obi_data_multiple_outstanding.tim py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/images/image_sources/obi_data_slow_response.tim py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/images/image_sources/obi_instruction_basic.tim py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/images/image_sources/obi_instruction_multiple_outstanding.tim py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/images/image_sources/wfi.tim py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/images/load_event.svg py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/images/obi_data_back_to_back.svg py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/images/obi_data_basic.svg py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/images/obi_data_multiple_outstanding.svg py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/images/obi_data_slow_response.svg py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/images/obi_instruction_basic.svg py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/images/obi_instruction_multiple_outstanding.svg py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/images/openhw-circle.svg py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/images/openhw-landscape.svg py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/images/riscv_prefetch_buffer.png py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/images/rtl_freeze_rules.png py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/images/wfi.svg py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/make.bat py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/requirements.txt py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/source/apu.rst py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/source/conf.py py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/source/control_status_registers.rst py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/source/core_versions.rst py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/source/corev_hw_loop.rst py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/source/debug.rst py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/source/exceptions_interrupts.rst py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/source/fpu.rst py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/source/getting_started.rst py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/source/glossary.rst py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/source/index.rst py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/source/instruction_fetch.rst py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/source/instruction_set_extensions.rst py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/source/integration.rst py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/source/intro.rst py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/source/list.issue py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/source/load_store_unit.rst py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/source/perf_counters.rst py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/source/pipeline.rst py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/source/register_file.rst py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/source/sleep.rst py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/docs/source/tracer.rst py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/example_tb/README.md py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/example_tb/core/.clang-format py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64
/usr/lib/python3.12/site-packages/pythondata_cpu_cv32e41p/system_verilog/example_tb/core/.gitignore py3-litex-hub-pythondata-cpu-cv32e41p edge testing x86_64